


PT6320 Series

3 AMP ADJUSTABLE LOW VOLTAGE INPUT INTEGRATED SWITCHING REGULATORS

SLTS065
(Revised 6/4/98)




- Low Voltage Input (7V)
- 90% Efficiency
- Adjustable Output Voltage
- Internal Short Circuit Protection
- Over-Temperature Protection
- On/Off Control (Ground Off)

The PT6320 series is a low voltage input (typically 7V) version of Power Trends' high-performance 3A, 12 pin SIP Integrated Switching

Regulators (ISRs). These ISRs are designed with premium low threshold FETs for those applications requiring very low input/output voltage differentials such as battery powered equipment. This high-performance ISR family offers a unique combination of features combining 90% typical efficiency with open-collector on/off control and adjustable output voltage. Quiescent current in the shutdown mode is less than 100µA.

Standard Application



Pin-Out Information


Pin	Function
1	Inhibit (30V max)
2	V _{in}
3	V _{in}
4	V _{in}
5	GND
6	GND
7	GND
8	GND
9	V _{out}
10	V _{out}
11	V _{out}
12	V _{out} Adj

Ordering Information

PT6322□ = +5 Volts
PT6323□ = +3.3 Volts

PT Series Suffix (PT1234X)

Case/Pin Configuration	
Vertical Through-Hole	N
Horizontal Through-Hole	A
Horizontal Surface Mount	C



Specifications

Characteristics (T _a =25°C unless noted)	Symbols	Conditions	PT6320 SERIES			
			Min	Typ	Max	Units
Output Current	I _o	Over V _{in} range	0.1*	—	3.0	A
Short Circuit Current	I _{sc}	V _{in} = V _o + 5V	—	5.0	—	Apk
Input Voltage Range (Note: inhibit function cannot be used above 30V)	V _{in}	0.1 ≤ I _o ≤ 3.0 A V _o = 3.3V V _o = 5V	7 7	—	26 30/38**	V V
Output Voltage Tolerance	ΔV _o	Over V _{in} Range, I _o = 3.0 A T _a = 0°C to +60°C	—	±1.0	±2.0	%V _o
Line Regulation	Reg _{line}	Over V _{in} range	—	±0.25	±0.5	%V _o
Load Regulation	Reg _{load}	0.1 ≤ I _o ≤ 3.0 A	—	±0.25	±0.5	%V _o
V _o Ripple/Noise	V _n	V _{in} = V _{in} min, I _o = 3.0A	—	±2	—	%V _o
Transient Response with C _o = 100µF	t _{tr} V _{os}	50% load change V _o over/undershoot	—	100 5.0	200 —	µSec %V _o
Efficiency	η	V _{in} = 9V, I _o = 0.5 A, V _o = 3.3V V _{in} = 9V, I _o = 0.5 A, V _o = 5V	—	84 89	—	% %
Switching Frequency	f _o	Over V _{in} and I _o ranges	400	500	600	kHz
Shutdown Current	I _{sc}	V _{in} = 15V	—	100	—	µA
Quiescent Current	I _{nl}	I _o = 0A, V _{in} = 10V	—	10	—	mA
Output Voltage Adjustment Range	V _o	Below V _o Above V _o	See Application Notes.			
Absolute Maximum Operating Temperature Range	T _a		-40	—	+85	°C
Recommended Operating Temperature Range	T _a	Free Air Convection, (40-60LFM) At V _{in} = 24V, I _o = 2.5A	-40	—	+80***	°C
Thermal Resistance	θ _{ja}	Free Air Convection (40-60LFM)	—	30	—	°C/W
Storage Temperature	T _s		-40	—	+125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3, 1 msec, Half Sine, mounted to a fixture	—	500	—	G's
Mechanical Vibration		Per Mil-STD-883D, Method 2007.2, 20-2000 Hz, Soldered in a PC board	—	10	—	G's
Weight	—		—	6.5	—	grams


* ISR will operate to no load with reduced specifications.
** Input voltage cannot exceed 30V when the inhibit function is used. *** See Thermal Derating chart.
Note: The PT6320 Series requires a 100µF electrolytic or tantalum output capacitor for proper operation in all applications.

PT6320 Series


CHARACTERISTIC DATA

PT6323, 3.3 VDC (See Note 1)


Efficiency vs Output Current




Ripple vs Output Current



Thermal Derating (Ta) (See Note 2)




Power Dissipation vs Output Current




PT6322, 5.0 VDC (See Note 1)


Efficiency vs Output Current




Ripple vs Output Current



Thermal Derating (Ta) (See Note 2)



Power Dissipation vs Output Current



Note 1: All data listed in the above graphs except for derating data has been developed from actual products tested at 25°C. This data is considered typical data for the ISR
Note 2: Thermal derating graphs are developed in free air convection cooling of 40-60 LFM. (See Thermal Application note.)

[More Application Notes](#)

Adjusting the Output Voltage of Power Trends' Wide Input Range Bus ISRs

The output voltage of the Power Trends' Wide Input Range Series ISRs may be adjusted higher or lower than the factory trimmed pre-set voltage with the addition of a single external resistor. Table 1 accordingly gives the allowable adjustment range for each model for either series as V_a (min) and V_a (max).

Adjust Up: An increase in the output voltage is obtained by adding a resistor R2, between pin 12 (V_o adjust) and pins 5-8 (GND).

Adjust Down: Add a resistor (R1), between pin 12 (V_o adjust) and pins 9-11 (V_{out}).

Refer to Figure 1 and Table 2 for both the placement and value of the required resistor; either (R1) or R2 as appropriate.

Notes:

1. Use only a single 1% resistor in either the (R1) or R2 location. Place the resistor as close to the ISR as possible.
2. Never connect capacitors from V_o adjust to either GND or V_{out} . Any capacitance added to the V_o adjust pin will affect the stability of the ISR.
4. Adjustments to the output voltage may place additional limits on the maximum and minimum input voltage for the part. The revised maximum and minimum input voltage limits must comply with the following requirements. Note that the minimum input voltage limits are also model dependant.

$$V_{in}(\max) = (8 \times V_a)V \text{ or } *30/38V, \text{ whichever is less.}$$

**Limit is 30V when inhibit function is active.*

PT6x0x/PT6x1x series:


$$V_{in}(\min) = (V_a + 4)V \text{ or } 9V, \text{ whichever is greater.}$$

PT6x2x series:

$$V_o < 10V; \quad V_{in}(\min) = (V_a + 2.0)V \text{ or } 7.0V, \text{ whichever is greater.}$$

$$V_o \geq 10V; \quad V_{in}(\min) = (V_a + 2.5)V$$

Figure 1



The values of (R1) [adjust down], and R2 [adjust up], can also be calculated using the following formulae.

$$(R1) = \frac{R_o (V_a - 1.25)}{V_o - V_a} \quad k\Omega$$

$$R2 = \frac{1.25 R_o}{V_a - V_o} \quad k\Omega$$

Where: V_o = Original output voltage
 V_a = Adjusted output voltage
 R_o = The resistance value from Table 1

Table 1

ISR ADJUSTMENT RANGE AND FORMULA PARAMETERS				
	PT6102	PT6101		PT6103
1Adc Rated	PT6122	PT6121		
	PT6213		PT6212	PT6214
2Adc Rated	PT6223		PT6222	
	PT6303		PT6302	PT6304
3Adc Rated	PT6323		PT6322	
	V_o (nom)	3.3	5.0	5.0
V_a (min)	1.89	1.88	2.18	2.43
V_a (max)	6.07	11.25	8.5	22.12
R_o (k Ω)	66.5	150.0	90.9	243.0

Table 2

ISR ADJUSTMENT RESISTOR VALUES

1Adc Rated	PT6102	PT6101		PT6103
2Adc Rated	PT6213	PT6211	PT6212	PT6214
3Adc Rated	PT6303		PT6302	PT6304
V_o (nom)	3.3	5.0	5.0	12.0
V_a (req.d)				
1.9	(30.9)k Ω	(31.5)k Ω		
2.0	(38.4)k Ω	(37.5)k Ω		
2.1	(47.1)k Ω	(44.0)k Ω		
2.2	(57.4)k Ω	(50.9)k Ω	(30.8)k Ω	
2.3	(69.8)k Ω	(58.3)k Ω	(35.4)k Ω	
2.4	(85.0)k Ω	(66.3)k Ω	(40.2)k Ω	
2.5	(104.0)k Ω	(75.0)k Ω	(45.5)k Ω	(32.0)k Ω
2.6	(128.0)k Ω	(84.4)k Ω	(51.1)k Ω	(34.9)k Ω
2.7	(161.0)k Ω	(94.6)k Ω	(57.3)k Ω	(37.9)k Ω
2.8	(206.0)k Ω	(106.0)k Ω	(64.0)k Ω	(40.9)k Ω
2.9	(274.0)k Ω	(118.0)k Ω	(71.4)k Ω	(44.1)k Ω
3.0	(388.0)k Ω	(131.0)k Ω	(79.5)k Ω	(47.3)k Ω
3.1	(615.0)k Ω	(146.0)k Ω	(88.5)k Ω	(50.5)k Ω
3.2	(1300.0)k Ω	(163.0)k Ω	(98.5)k Ω	(53.8)k Ω
3.3		(181.0)k Ω	(110.0)k Ω	(57.3)k Ω
3.4	831.0k Ω	(202.0)k Ω	(122.0)k Ω	(60.8)k Ω
3.5	416.0k Ω	(225.0)k Ω	(136.0)k Ω	(64.3)k Ω
3.6	227.0k Ω	(252.0)k Ω	(153.0)k Ω	(68.0)k Ω
3.7	208.0k Ω	(283.0)k Ω	(171.0)k Ω	(71.7)k Ω
3.8	166.0k Ω	(319.0)k Ω	(193.0)k Ω	(75.6)k Ω
3.9	139.0k Ω	(361.0)k Ω	(219.0)k Ω	(79.5)k Ω
4.0	119.0k Ω	(413.0)k Ω	(250.0)k Ω	(83.5)k Ω
4.1	104.0k Ω	(475.0)k Ω	(288.0)k Ω	(87.7)k Ω
4.2	92.4k Ω	(533.0)k Ω	(335.0)k Ω	(91.9)k Ω
4.3	83.1k Ω	(654.0)k Ω	(396.0)k Ω	(96.3)k Ω
4.4	75.6k Ω	(788.0)k Ω	(477.0)k Ω	(101.0)k Ω
4.5	69.3k Ω	(975.0)k Ω	(591.0)k Ω	(105.0)k Ω
4.6	63.9k Ω	(1260.0)k Ω	(761.0)k Ω	(110.0)k Ω
4.7	59.4k Ω	(1730.0)k Ω	(1050.0)k Ω	(115.0)k Ω
4.8	55.4k Ω		(1610.0)k Ω	(120.0)k Ω
4.9	52.0k Ω			(125.0)k Ω
5.0	48.9k Ω			(130.0)k Ω
5.1	46.2k Ω	1880.0k Ω	1140.0k Ω	(136.0)k Ω
5.2	43.8k Ω	937.0k Ω	568.0k Ω	(141.0)k Ω
5.3	41.6k Ω	625.0k Ω	379.0k Ω	(147.0)k Ω
5.4	39.6k Ω	469.0k Ω	284.0k Ω	(153.0)k Ω
5.5	37.8k Ω	375.0k Ω	227.0k Ω	(159.0)k Ω
5.6	36.1k Ω	313.0k Ω	189.0k Ω	(165.0)k Ω
5.7	34.6k Ω	268.0k Ω	162.0k Ω	(172.0)k Ω
5.8	33.3k Ω	234.0k Ω	142.0k Ω	(178.0)k Ω
5.9	32.0k Ω	208.0k Ω	126.0k Ω	(185.0)k Ω
6.0	30.8k Ω	188.0k Ω	114.0k Ω	(192.0)k Ω

R1 = (Red) R2 = Black

ISR ADJUSTMENT RESISTOR VALUES (Cont)

1Adc Rated	PT6101		PT6103
2Adc Rated	PT6211	PT6212	PT6214
3Adc Rated		PT6302	PT6304
V_o (nom)	5.0	5.0	12.0
V_a (req.d)			
6.2	156.0k Ω	94.7k Ω	(207.0)k Ω
6.4	134.0k Ω	81.2k Ω	(223.0)k Ω
6.6	117.0k Ω	71.0k Ω	(241.0)k Ω
6.8	104.0k Ω	63.1k Ω	(259.0)k Ω
7.0	93.8k Ω	56.8k Ω	(279.0)k Ω
7.2	85.2k Ω	51.6k Ω	(301.0)k Ω
7.4	78.1k Ω	47.3k Ω	(325.0)k Ω
7.6	72.1k Ω	43.7k Ω	(351.0)k Ω
7.8	67.0k Ω	40.6k Ω	(379.0)k Ω
8.0	62.5k Ω	37.9k Ω	(410.0)k Ω
8.2	58.6k Ω	35.5k Ω	(444.0)k Ω
8.4	55.1k Ω	33.4k Ω	(483.0)k Ω
8.6	52.1k Ω		(525.0)k Ω
8.8	49.3k Ω		(573.0)k Ω
9.0	46.9k Ω		(628.0)k Ω
9.5	41.7k Ω		(802.0)k Ω
10.0	37.5k Ω		(1060.0)k Ω
10.5	34.1k Ω		(1500.0)k Ω
11.0	31.3k Ω		
11.5			
12.0			
12.5			608.0k Ω
13.0			304.0k Ω
13.5			203.0k Ω
14.0			152.0k Ω
14.5			122.0k Ω
15.0			101.0k Ω
15.5			86.8k Ω
16.0			75.9k Ω
16.5			67.5k Ω
17.0			60.8k Ω
17.5			55.2k Ω
18.0			50.6k Ω
18.5			46.7k Ω
19.0			43.4k Ω
19.5			40.5k Ω
20.0			38.0k Ω
20.5			35.7k Ω
21.5			33.8k Ω
21.5			32.0k Ω
22.0			30.4k Ω

[More Application Notes](#)

Using the Inhibit Function on Power Trends' Wide Input Range Bus ISRs

For applications requiring output voltage On/Off control, the 12pin ISR products incorporate an inhibit function. The function has uses in areas such as battery conservation, power-up sequencing, or any other application where the regulated output from the module is required to be switched off. The On/Off function is provided by the *Inhibit* control, pin 1.

The ISR functions normally with pin 1 open-circuit, providing a regulated output whenever a valid source voltage is applied to V_{in} , (pins 2, 3, & 4). When a low-level² ground signal is applied to pin 1 the regulator output is disabled, and the input current to the ISR is reduced to about 100 μ A³.

Figure 1 shows an application schematic, which details the typical use of the inhibit function. Note the discrete transistor, Q1. The inhibit control has its own internal pull-up with a maximum open-circuit voltage of 8.3VDC. Only devices with a true open-collector or open-drain output can be used to control this pin. A discrete bipolar transistor or MOSFET is recommended.


Notes:

1. The inhibit control logic is similar for all Power Trends' modules, but the flexibility and threshold tolerances will be different. For specific information on the inhibit function of other ISR models, consult the applicable application note.
2. Use only a true open-collector device (preferably a discrete transistor) for the inhibit input. **Do Not** use a pull-up resistor, or drive the input directly from the output of a TTL or other logic gate. To disable the output voltage, the control pin should be pulled low to less than +1.5VDC.
3. The following equation may be used to determine the approximate current drawn from the input supply at V_{in} , and through Q1 when the inhibit is active.

$$I_{stby} = V_{in} \div 155k\Omega \pm 20\%$$


4. When the inhibit control pin is active, i.e. pulled low, the maximum input voltage is limited to +30Vdc.
5. Do not control the inhibit input with an external DC voltage. This will lead to erratic operation of the ISR and may over-stress the regulator.
6. Avoid capacitance greater than 500pF at the Inhibit control pin. Excessive capacitance at this pin will cause the ISR to produce a pulse on the output voltage bus at turn-on.
7. Keep the On/Off transition to less than 10 μ s. This prevents erratic operation of the ISR, which can cause a momentary high output voltage.

Figure 1



Turn-On Time: The output of the ISR is enabled automatically when external power is applied to the input. The *Inhibit* control pin is pulled high by its internal pull-up resistor. The ISR produces a fully regulated output voltage within 1-msec of either the release of the Inhibit control pin, or the application of power. The actual turn-on time will vary with the input voltage, output load, and the total amount of capacitance connected to the output. Using the circuit of Figure 1, Figure 2 shows the typical rise in output voltage for the PT6101 following the turn-off of Q1 at time $t=0$. The waveform was measured with a 9Vdc input voltage, and 5-Ohm resistive load.

Figure 2



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.